Field-programmable gate arrays
Simulating tomorrow’s chips
April 13, 2012
A new system makes hardware models of multicore chips more efficient, easier to design and more reliable.
Also labeled: BlueSpec, Chip architecture, Computer chips, Design, Multicore, Parallel computing, Simulation, Hardware description languages
Subscribe
