

LIST OF FIGURES

Figure 1.1	Thesis research process	32
Figure 1.2	Discontinuity in complexity, risk, and cost at each TRL	39
Figure 1.3	Thesis roadmap	44
Figure 3.1	Overview of the scientific method by Gauch	74
Figure 4.1	The five flight-qualified SPHERES nano-satellites	100
Figure 4.2	SPHERES operational concept	101
Figure 4.3	SPHERES satellite	103
Figure 4.4	SPHERES avionics overview	105
Figure 4.5	SPHERES software layers	109
Figure 4.6	SPHERES operations overview	111
Figure 4.7	SPHERES nano-satellite structural design	114
Figure 4.8	Iterative research process for SPHERES	118
Figure 4.9	GSP iterative research loop	121
Figure 4.10	MIT SSL on-site iterative research loop	123
Figure 4.11	MIT SSL off-site iterative research loop	124
Figure 4.12	ISS iterative research process	127
Figure 4.13	SPHERES programs composition	130
Figure 4.14	SPHERES satellites initialization	134
Figure 4.15	Accelerometer and gyroscope measurements in micro gravity	140
Figure 4.16	Global metrology system time-of-flight distance measurements	142
Figure 4.17	Measuring the state vector with the layered metrology system	143
Figure 4.18	Differential measurements between two satellites.	144
Figure 4.19	Sample real-time and post-test data telemetry algorithms	146
Figure 4.20	High priority scheduling of system timing and controller interrupts	152
Figure 4.21	Test synchronization via communications.	153
Figure 4.22	Test synchronization to within 1ms	154
Figure 4.23	SPHERES GUI for ground-based operations	156
Figure 4.24	ISS astronaut interface	158

Figure 4.25	SCS interfaces to user code, DSP/BIOS, and hardware	170
Figure 4.26	GSP simulation window	174
Figure 4.27	SPHERES satellite expansion port face (without cover)	178
Figure 4.28	SPHERES expansion port design overview	179
Figure 4.29	SPHERES -X "docking face"	185
Figure 4.30	FLASH memory map	193
Figure 5.1	The iterative research process	204
Figure 5.2	Smoothing TRL transitions	216
Figure 5.3	Design principles application strategy	225
Figure 5.4	General trend of cost J using cost function 5.1	231
Figure 5.5	Achieving effective iterations though flexible scheduling.	235
Figure 5.6	Value curves for ISS unique resources	240
Figure 5.7	Two paths to flight operations	243
Figure 6.1	Z-axis inertia estimate from ground-based tests	261
Figure 6.2	Sample results of docking algorithms at the MIT SSL	262
Figure 6.3	Five satellite TPF maneuvers at the MSFC Flat Floor	263
Figure 6.5	Artist's conception of MOSR aboard the ISS	265
Figure 6.4	Two and three satellite tethered setups at the MSFC Flat Floor	265
Figure 6.6	Fractional cost of enabling multiple areas of study	271
Figure 6.7	KC-135 iterative research loop	275
Figure 6.8	MSFC Flat Floor iterative research loops	278
Figure 6.9	Effectiveness of iterations with SPHERES	280
Figure 6.10	SPHERES Functional Requirements	297
Figure 7.1	SPHERES operations aboard the KC-135 RGA	320
Figure B.1	ZARM drop tower	358
Figure B.2	NASA Neutral Buoyancy Laboratory	359
Figure B.3	NASA KC-135 airplane and flight path	362
Figure B.4	Space Shuttle payload bay and middeck	364
Figure B.5	The ISS on October 2002	369
Figure B.6	US Skylab	372
Figure B.7	The MIR Space Station	375

Figure C.1	Antarctic research stations	380
Figure C.2	WHOI research vessels Knorr (left) and Alvin	388
Figure D.1	The ISS at US Core Complete	394
Figure D.2	US Destiny laboratory	398
Figure D.3	US Centrifuge Accommodation Module	398
Figure D.4	US Truss Attachment Points (4)	399
Figure D.5	Japanese Experiment Module	400
Figure D.6	Columbus Module	400
Figure E.2	MODE Structural Test Article with Alpha joint	411
Figure E.1	MODE Experiment Support Module w/ Fluid Test Article	411
Figure E.3	DLS handheld and foot restraint	412
Figure E.4	MACE operations on shuttle mid-deck	415
Figure E.5	MACE Experiment Support Module	415
Figure E.6	MACE operations aboard the ISS	419
Figure F.1	SPHERES avionics overview	423
Figure F.2	Power sub-system functional block diagram	425
Figure F.3	Propulsion spike and hold timing diagram	438
Figure F.5	Propulsion spike and hold circuit	439
Figure F.4	Propulsion avionics functional block diagram	439
Figure F.6	SMT375 functional block diagram	447
Figure F.7	Metrology sub-system functional block diagram	449
Figure F.8	FPGA firmware design	454
Figure F.9	US/IR boards functional block diagram	455
Figure F.10	Ultrasound amplification schematic	455
Figure F.11	Communications sub-system functional block diagram	472
Figure F.12	Expansion port functional block diagram	482
Figure F.13	Laptop communications functional block diagram	488
Figure F.14	Metrology beacon functional block diagram	490
Figure F.15	Beacon tester functional block diagram	494
Figure F.16	Expansion port beacon functional block diagram	500
Figure F.17	Expansion port tether functional block diagram	504

Figure G.1	Satellite software components	507
Figure G.2	SPHERES program development sequence	508
Figure G.3	Boot loader transfer protocol	510
Figure G.4	Boot loader transfer protocol error handling	512
Figure G.5	Boot loader command/reply packets	512
Figure G.6	Boot loader first data packet structure	513
Figure G.7	Boot loader general data packets structure	514
Figure G.8	Master program state diagram	515
Figure G.9	Satellite boot loader state diagram	516
Figure G.10	Satellite boot loader general algorithm	518
Figure G.11	SPHERES Core Software overview	522
Figure G.12	SCS threads	524
Figure G.13	SCS real-time clocks	525
Figure G.14	SCS controller module threads and general algorithm	531
Figure G.15	SCS controller state diagram	532
Figure G.16	SCS propulsion module threads	534
Figure G.18	Propulsion modulation options	535
Figure G.17	Propulsion module timing diagram	535
Figure G.19	SCS communications module threads	537
Figure G.20	Communications data reception process	539
Figure G.21	Communications data transmission process	541
Figure G.22	SCS metrology module threads	546
Figure G.23	SCS metrology module general algorithms	548
Figure G.24	SCS metrology treads scheduling	549
Figure G.25	SCS housekeeping module threads	551
Figure G.26	SCS GSP module threads	554
Figure H.1	DR2000 packet structure	562
Figure H.2	SPHERES packet structure (n=32)	566
Figure H.3	Packet transmission sequence	568
Figure H.4	Time Division Multiple Access scheme	570
Figure H.5	Packet acknowledgement sequence example (1 lost packet)	573

Figure H.6 General purpose command structure 574

Figure H.7 Initialization packet structure 578

Figure H.8 Telemetry packet structure 586

